AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1	1. (Currently amended) An apparatus that facilitates self-correcting
2	memory in a shared-memory system, comprising:
3	a main memory;
4	a memory controller coupled to the main memory;
5	a processor cache;
6	a communication channel coupled to the processor cache and to the
7	memory controller; and
8	an error detection and correction mechanism within the memory
9	controller, which is configured to cycle through and correct errors in main
10	memory; and
11	a reading mechanism within the memory controller that is configured to
12	read a data from the processor cache when a currently valid copy of the data is
13	checked out to the processor cache;
14	wherein the error detection and correction mechanism corrects errors in
15	the data and stores a corrected copy of the data in the main memorywherein after
16	examining and possibly correcting a location in main memory, if the error
17	detection and correction mechanism determines that the location has been checked
18	out to the processor cache, the error detection and correction mechanism is
19	configured to read and possibly correct the corresponding line in the processor
20	cache.

1	2. (Original) The apparatus of claim 1, wherein the error detection and				
2	correction mechanism performs single bit error correction/double bit error				
3	detection.				
1	3. (Original) The apparatus of claim 1, wherein the error detection and				
2	correction mechanism performs double bit error correction.				
1	4. (Original) The apparatus of claim 1, further comprising:				
2	an input/output cache; and				
3	wherein the reading mechanism is further configured to read the data from				
4	the input/output cache when the currently valid copy of the data is checked out to				
5	the input/output cache;				
5	wherein the error detection and correction mechanism corrects errors in				
7	the data and stores the corrected copy of the data in the main memory.				
1	5. (Original) The apparatus of claim 4, further comprising:				
2	a second processor cache;				
3	wherein the reading mechanism is further configured to read the data from				
4	the second processor cache when the currently valid copy of the data is checked				
5	out to the second processor cache; and				
6	wherein the error detection and correction mechanism corrects errors in				
7	the data and stores the corrected copy of the data in the main memory.				
1	6. (Original) The apparatus of claim 5, further comprising a marking				
2	mechanism within the memory controller that is configured to mark a location in				
3	the main memory to indicate that the data from the location is checked-out to a				
1	cache, wherein the cache is one of, the processor cache, the input/output cache,				

and the second processor cache.

5

1	7. (Original) The apparatus of claim 6, further comprising a scrubbing			
2	mechanism within the memory controller that is configured to access each			
3	location within the main memory periodically to allow the error detection and			
4	correction mechanism to detect and correct errors.			
1	8. (Original) The apparatus of claim 7, further comprising:			
2	a detecting mechanism coupled to the scrubbing mechanism that is			
3	configured to detect the location in the main memory when the location is mark			
4	that the data from the location is checked-out to the cache; and			
5	the reading mechanism that is further configured to request a read from the			
6	communication channel if the location is so marked.			
1	9. (Original) The apparatus of claim 8, wherein the communication			
2	channel is a coherent network.			
1	10. (Currently amended) A multiprocessor shared-memory computing			
2	system that facilitates self-correcting memory, comprising:			
3	a main memory;			
4	a memory controller coupled to the main memory;			
5	a processor cache;			
6	a central processing unit coupled to the processor cache;			
7	a communication channel coupled to the processor cache and to the			
8	memory controller; and			
9	an error detection and correction mechanism within the memory			
10	controller, which is configured to cycle through and correct errors in main			

11

memory; and

12

13

14

15

16

17

18

19

20

21

a reading mechanism within the memory controller that is configured to
read a data from the processor cache when a currently valid copy of the data is
checked out to the processor cache;

wherein the error detection and correction mechanism corrects errors in the data and stores a corrected copy of the data in the main memorywherein after examining and possibly correcting a location in main memory, if the error detection and correction mechanism determines that the location has been checked out to the processor cache, the error detection and correction mechanism is configured to read and possibly correct the corresponding line in the processor cache.

- 1 11. (Original) The multiprocessor shared-memory computing system of 2 claim 10, wherein the error detection and correction mechanism performs single 3 bit error correction/double bit error detection.
- 1 12. (Original) The multiprocessor shared-memory computing system of 2 claim 10, wherein the error detection and correction mechanism performs double 3 bit error correction.
- 1 13. (Original) The multiprocessor shared-memory computing system of claim 10, further comprising:
- 3 an input/output cache;
- 4 an input/output device coupled to the input/output cache; and
- the reading mechanism further configured to read the data from the input/output cache when the currently valid copy of the data is checked out to the input/output cache;
- wherein the error detection and correction mechanism corrects errors in the data and stores the corrected copy of the data in the main memory.

1	14. (Original) The multiprocessor shared-memory computing system of				
2	claim 13, further comprising:				
3	a second processor cache;				
4	a second central processing unit coupled to the second processor cache;				
5	and				
6	the reading mechanism that is further configured to read the data from the				
7	second processor cache when the currently valid copy of the data is checked out to				
8	the second processor cache;				
9	wherein the error detection and correction mechanism corrects errors in				
10	the data and stores the corrected copy of the data in the main memory				
1	15. (Original) The multiprocessor shared-memory computing system of				
2	claim 14, further comprising a marking mechanism within the memory controller				
3	that is configured to mark a location in the main memory to indicate that the data				
4	from the location is checked-out to a cache, wherein the cache is one of, the				
5	processor cache, the input/output cache, and the second processor cache.				
1	16. (Original) The multiprocessor shared-memory computing system of				
2	claim 15, further comprising a scrubbing mechanism within the memory				
3	controller that is configured to access each location within the main memory				
4	periodically to allow the error detection and correction mechanism to detect and				
5	correct errors.				
1	17. (Original) The multiprocessor shared-memory computing system of				
2	claim 16, further comprising:				
3	a detecting mechanism coupled to the scrubbing mechanism that is				
4	configured to detect the location in the main memory when the location is marked				

that the data from the location is checked-out to the cache; and

	5	scrubbing the plurality of memory locations for errors using an error
	6	detection and correction mechanism within the memory controller, which is
~ 1	7	configured to cycle through and correct errors in main memory; and
MIL	8	upon detecting the memory location marked as invalid;
\int_{0}^{∞}	9	reading the data from the cache associated with the memory location,
	10	correcting an error in the data, and
	11	writing the data to the memory location.

memory locations for errors includes:

accessing the memory location;

reading the valid copy of the data;

writing the data to the memory location; and

for each memory location within the plurality of memory locations.

correcting an error in the data;

in a shared memory system, comprising:

communication channel if the location is so marked.

6

7

1

2

1

2

3

4

1

2

3

4

5

6

7

8

9

the reading mechanism that is further configured to request a read from the

18. (Original) The multiprocessor shared-memory computing system of

19. (Currently amended) A method for facilitating self-correcting memory

20. (Original) The method of claim 19, wherein scrubbing the plurality of

locating a valid copy of the data associated with the memory location;

repeating the steps of accessing, locating, reading, correcting, and writing

marking as invalid a memory location within a plurality of memory

locations when a data from the memory location is checked out to a cache;

claim 17, wherein the communication channel is a coherent network.